

Fig. 1B

3/37




Fig. 2

300

DATA TYPER + ALIGNER	502
MUX	514A
MULTIPLIER M1	504A
MUX	516
COMPRESSER	506
MUX	520A
ADDER A1	510A
MUX	520B
ADDER A2	510B
MUX	522
ACCUMULATOR REGISTER AR	512
MUX	520C
ADDER A3	510C
MUX	514B
MULTIPLIER M2	504B

Fig. 5A

302

DATA ALIGNER + FORMATER	402
MEMORY ADDRESS GENERATOR	404
ADDER	406A
ADDER	406B
ADDER	406C
ALU	408
MULTIPLIER	410
BARREL SHIFTER	412
REGISTER FILE	413

Fig. 4




Fig. 3




Fig. 5B

6/37




Fig. 6B

Fig. 6A

Fig. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	
1	0	0	0	PS	S*		SX				SY			VISA	DA	0	1	0	Add	
																	1	0	0	Sub
																	1	1	0	Min

Fig. 6D

8/37

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel  
20-bit serial  
40-bit extended  
20-bit serial

Control II Control  
Control # Control  
DSP extensions/Shadow  
DSP # DSP

DSP Instructions

39	38	37	36	35	35	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply

1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	
					da = sx*sy					0 0 0	Nop
					da = (sx*sy) + sa					0 0 1	Add
					da = (sx*sa) + sy					0 1 0	Add
					da = (sx*sy) - sa					0 1 1	Sub
					da = (sx*sa) - sy					1 0 0	Sub
					da = min(sx*sy,sa)					1 0 1	Min
					da = min(sx*sa,sy)					1 1 0	Min
					da = min(sx*sy,sa)					1 1 1	Max

Add

1	0	1	PS	+/-	SX	SY	V/S	SA	DA	Sub-op	
					da = sx+sy					0 0 0	Nop
					da = sx+sy+sa					0 0 1	Add
					da = sx+sy;sa=sx-sy;					0 1 0	AddSub
					da = (sx+ sy)*sa					0 1 1	Mul
					da = (sx+sy)*sa					1 0 0	MulN
					da = min(sx+sy,sa)					1 0 1	Min
					da = max(sx+sy,sa)					1 1 0	Max
					da = ssum(sa) (sx,sy unused)					1 1 1	CombAdd

Extremum

1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op	
					da = ext(sx,sy)					0 0 0	Nop
					da = ext(sx,sy,sa)					0 0 1	Ext
					da = ext(sx,sa) *sy					0 1 0	Mul
					da = -ext(sx,sa) *sy					0 1 1	MulN
					da = ext(sx,sa) + sy					1 0 0	Add
					da = ext(sx,sa) - sy					1 0 1	Sub
					ext(sa,da)?t = sx,tr = sy,lcs = lc					1 1 0	amax

type-match

Permute

1	1	0	PS	0	SX	SY	x	x	x	1	1	1	
1	1	0	PS	1	SX	Type	x	ereg		1	1	1	Permute

Reserved

1	1	1	PS	x	SX	SY	SA	DA	V/S	Sub-op			

Fig. 6E(1)



9/37

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul	0	Pred	PL	Sxt	Syt	Rnd		S*	S*	S*	0	SA	DA	abs	0	0	Add/Sub min/max	
							Lt											
								Gx										
Add	0	Pred	PL	Sxt	Syt	Lt	Sub-ext				0	SA	DA	abs	0	0	Nop(uadd) Mul/MulN Min/Max	
							+/-	+/-	+/-	x								
							x	V/S	Rnd	Fp								
							tr-ctl	Gx	Fp									
Ext	0	Pred	PL	Sxt	Syt	tr-ctl	Gx	Sub-ext				0	SA	DA	abs	0	0	Add/sub Mul
								Lt	Fp									
									Rnd	V/S								

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Pred	PL	x	Type: SX	Type: SX	0	SA	DA	x	0	1	Type override permute override Offset override
0	Pred	PL	Psx	Permute: SX	Permute: SY	0	SA	DA	Psy	1	0	
0	Pred	I/R	I/R	prX	Offset: SX	Offset: SY	0	SA	DA	prY	1	

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op										
---	----	----	----	------	------	---	----	----	--------	--	--	--	--	--	--	--	--	--	--

Fig. 6E(2)

10/37

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
add.sub	L	Pred	0	0	0			RX									RZ		+/-	0	
max.min	L	Pred	0	0	0			RX									RZ		X/N	1	
Shift	L	Pred	0	0	1			RX									RZ		UI1	R/L	<Bit1, Bits9-6> ==UI5 (Shift Amount)
Logic	L	Pred	0	1	0			RX									RZ		&, &I		
Mux	L	Pred	0	1	1			RX									RZ		Pd	0	
mov	L	Pred	0	1	1			Rx							Rxt	Dzt	0	0	0	1	
addi	L	Pred	0	1	1			SI4							x	x	1	0	0	1	
mov2erg	L	Pred	0	1	1			RX		unit	ereg				gd	type	1	0	1		
Ldm	L	Pred	0	1	1			RX									Dz1		Dz2	1	1
Set4bits	L	Pred	1	0	0			UI4:POS							Rzt		UI4			0	
Set2bits	L	Pred	1	0	0			UI4:POS							Rzt		UI2	0	0	1	
Setbit	L	Pred	1	0	0			UI4:POS							Rzt	UI1	UI1	1	0	0	<Bit3, Bits13-10> ==UI5: POS
Movl	L	Pred	1	0	0					SI8							RZ		1	1	
Jmp	L	Pred	1	0	1					SI9						0		Pred	0	0	
Call	L	Pred	1	0	1					SI9						1		Pred	0	0	
Loop	L	Pred	1	0	1				UI5: Lcount								UI5: Lsize		UI2: Lst	0	1
Jmpi	L	Pred	1	0	1			RX		x	x	x	x	x	0			Pred	1	0	
Calli	L	Pred	1	0	1			RX		x	x	x	x	x	1			Pred	1	0	
Loopi	L	Pred	1	0	1			RX		x							UI5: Lsize		UI2: Lst	1	1
Test	L	Pred	1	1	0			RX									RZ		=, <, >	0	
Testbit	L	Pred	1	1	0			RX									UI5		PZ	B	0
Andp.orp	L	Pred	1	1	0			Pa		Pb		Pc						PZ	&I	1	1
Load	L	Pred	1	1	1			MX										RZ		Ext	0
Store	L	Pred	1	1	1			MZ										RX		Ext	1
eLoad	L	Pred	1	1	1			MX								1	1	1	0	0	0
eStore	L	Pred	1	1	1			MZ								1	1	1	1	0	0
Extended	L	Pred	1	1	1																1
Logic2	L	Pred	1	1	1			RX										RZ		Rxt	0
mov-erg	L	Pred	1	1	1				unit	ereg								RZ		gd	Sft
Crb	L	Pred	1	1	1			RX										RZ		s/m	0
Parity	L	Pred	1	1	1			RX										PZ	O/E	0	1
Strm	L	Pred	1	1	1			MZ										RX		1	1
Abs	L	Pred	1	1	1			RX										RZ		0	0
Neg	L	Pred	1	1	1			RX										RZ		0	1
Div-step	L	Pred	1	1	1			RX										RZ		1	0
Test & Set	L	Pred	1	1	1			RX										PZ	0	1	1
Return	L	Pred	1	1	1				Pred	I-ctl	0	1	0	1	1	1	1	1	1	1	1
Zero-ac	L	Pred	1	1	1				ac#		1	1	0	1	1	1	1	1	1	1	1
eSync	L	Pred	1	1	1				RZ		0	1	1	1	1	1	1	1	1	1	1
Swi	L	Pred	1	1	1				UI3	0	1	1	1	1	1	1	1	1	1	1	1
Nop	L	Pred	1	1	1				UI3	1	1	1	1	1	1	1	1	1	1	1	1

Fig. 6F

11/37

Extended Control

Bits 13:2 of upper half 39:20)																	
13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16		
RX				RZ				0	0	0	0	0	x	x	0		

Insert/EXTRACT

Inserti	UI4: length	RZ	0	0	0	1	0	x	x	0
Shift	RX	RZ	0	0	0	0	0	rxh	rxl	0

Rotate	RX	RZ	0	0	0	0	0	x	x	0
--------	----	----	---	---	---	---	---	---	---	---

jmp. call	u17					J/C	0	0	1	0	0	Pred	0
dloop	U14: outer LC		U14: outer LC			0	0	1	1	0	x	exit	0
dloopi	RX		RY			0	0	1	1	0	x	exit	0
mult	RX		RY			0	1	0	0	0	x	x	0
add/sub	RX		RY			0	1	0	0	0	x	x	0

logicp	PX		D	PZ		0	1	0	0	0	x	x	0
Testi	RX		D	PZ		0	1	0	1	0	=,>,<		0
Movi	H/L	Fill	RZ		0	1	1	0	0	x	x	0	
loadi	Type		RZ		0	1	1	1	0	x	x	0	
storei	Type		RZ		0	1	1	1	0	x	x	0	
loadt	RX		RZ		0	1	1	1	0	x	x	0	
storet	MZ		RX		0	1	1	1	0	x	x	0	
Add/subi	RX		RZ		1	0	+/-	0	0	LI	s/u	0	
mini.maxi	RX		RZ		1	0	X/N	1	0	x	x	0	
andi, ori	RX		RZ		1	1	&I	H/L	0	x	x	0	

Fig. 6G(1)

12/37

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rxt	Rzt	I/E	R/I	R/I	Offset: UI5					Length: UI5					0

					x	RY				RV				x	
--	--	--	--	--	---	----	--	--	--	----	--	--	--	---	--

Rzt	UI5: Position					Imm10									
rzh	rzl	D	U/S	1	Shift: UI5					A/L	Lt	R/L	0	Fill	1

Fill: Sign/Zero

					0	ryh	RY								
x	x	x	x	1	Shift: UI15					1	1	R/L	1	x	1
					0	ryh	RY								

x	UI15														
UI1	UI4: outer L size				UI4: Inner L size				U12: 0-Ls		UI4 ; Inner L start			0	
x	UI4: outer L size				UI4: Inner L size				U12: 0-Ls		UI4 ; Inner L start			1	
0	rxh	rnd	ryh	+/-	=/+	RZ				I/f	rzh	rzl	s/u	s/u	0
0	rxh	rxl	ryh	ryl	+/-	RZ				Lt	rzh	rzl	x	x	1

BIT 15 is  
Continuation  
of Inner LC

1	T/F	T/F	T/F	&l	&l	PY		PV		x	1
Imm 16											
Imm 16											
0	0	Imm 14									
0	1	Imm 14									
1	Rzt	0	Type			S10					
1	Rzt	1	Type			S10					
Imm 16											
Imm 16											
Imm 16											

andp,  
orp, andorp,  
orandp:  
pz =  
(px relop py)  
relop pv)

Fig. 6G(2)

13/37

MAC:

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15		
Group		Pred			opcode										SX						SY					
1-40-bit																										
2-20 ser																										
2-20 par																										
res.																										

ARITH:

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group		Pred		opcode										SX				SY						

MAC:

[illegible]

ARITH:

14	13	12	11	10	9	8	DZ					Control					1	0
md	L1	S*	S+	DA	SA	=	+	Rnd	Abs	Lmt	V/S	+	-	+	-	+	-	
								+	-	Abs	Lmt	V/S	eregs					
								+	-	Abs	Lmt	V/S	N	X	Gx	ereg		
								+	-	Abs	Lmt	V/S	eregs					

EXT:

14	13	12	11	10	9	8
DZ						
NX	Abs	Gx	V/S			
NX	Abs	Gx	V/S	+/-	Lml	ereg
NX	Abs	Gx	V/S	NX	Gx	ereg
md	L1	S+	DA	SA =/+	eregs	

LOGIC:

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DZ														

15/37




Fig. 6H(3)

16/37

SHIFT:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Shift Insert/extract Setbits	
	Amount					PL		PS		LI		Rot		Fill			
	Amount													I/E			
														0			
Immediate:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Imm16																
Test:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	DPz					Subop											
Branch:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Imm20																

Fig. 6H(4)



6	5	4	3	2	1	0
---	---	---	---	---	---	---

0	0	0	SPR: s0-s15
0	0	1	reserved
0	1	0	ac-names
0	1	1	gpr:r0-r15
1	0	plur: (r0) to (r15)	off
1	1	onset: U14	plur

5	4	3	2	1	0
---	---	---	---	---	---

M/R	0	0	ac-names
	0	1	gpr: r0-r15
	1		plr: r(0) to r(15) off

4	3	2	1	0
---	---	---	---	---

0	spr: s0-s15
1	qpr: r0-r15

3	2	1	0
---	---	---	---

gpr: r0-r15	RISC Instructions
plr: (r0-r7) off	20-bit DSP Instructions
ereg	20-bit Shadow DSP Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
type		permute				CBIidx1:U13(0-7				xnr0: S15 (-16 to 15)																plr									

18/37

ac-names:

3	2	1	0	
0	0	0	0	AO (use type, SIMD)
0	0	0	1	A1
0	0	1	0	T
0	0	1	1	TR
0	1	0	0	A00 (unit 0)
0	1	0	1	A10
0	1	1	0	T0
0	1	1	1	TRO
1	0	0	0	Sx1
1	0	0	1	Sx1s
1	0	1	0	Sx2
1	0	1	1	Sx2s
1	1	0	0	Sy1
1	1	0	1	Sy1s
1	1	1	0	Sy2
1	1	1	1	Sy2s

SPR:

gpr-type  
ereg-type  
fu - ctl  
pls- ctf  
cb - ctl  
loop - ctl  
per  
status

ereg-names

3	2	1	0	
0	0	0	0	AO
0	0	0	1	A1
0	0	1	0	T
0	0	1	1	TR
0	1	0	0	PP0
0	1	0	1	Aout
0	1	1	0	PP1
0	1	1	1	Dout
1	0	0	0	Sx1
1	0	0	1	Sx1s
1	0	1	0	Sx2
1	0	1	1	Sx2s
1	1	0	0	Sy1
1	1	0	1	Sy1s
1	1	1	0	Sy2
1	1	1	1	Sy2s

Fig. 6i(2)

19/37




Fig. 7

20/37




Fig. 8  
(Prior Art)





Fig. 9  
(Prior Art)

21/37

System Overview Gateway A



100'

Fig.10(1)

22/37

System Overview Gateway B





Fig.10(2)



24/37




Fig. 11B



25/37

Exemplary Filter Coefficients  
 for Goertze Filter

frequency	$\cos(2 \cdot \pi \cdot f_1 / f_s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	1649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

Exemplary Call Progress Tones

Frequency1	Frequency2	Call ProgressTone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Recorder
400	0	Audiable ringing
440	0	Dial Tone
440	0	ANSI T1.401Fast Busy Tone
440	0	Busy Tone

Fig. 11D

Fig. 11C

26/37




Fig. 11E

27/37




Fig. 11F

28/37






Fig. 11G

29/37




Fig. 11H

30/37




Fig.12

31/37




Fig. 13

32/37




Fig. 14



33/37




Fig.15(1)

34/37




Fig.15(2)

35/37

210




Fig.16

36/37




Fig. 17




Fig. 18